| Server IP : 80.87.202.40 / Your IP : 216.73.216.169 Web Server : Apache System : Linux rospirotorg.ru 5.14.0-539.el9.x86_64 #1 SMP PREEMPT_DYNAMIC Thu Dec 5 22:26:13 UTC 2024 x86_64 User : bitrix ( 600) PHP Version : 8.2.27 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/kernels/5.14.0-539.el9.x86_64/include/dt-bindings/pinctrl/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * This header provides constants for Tegra pinctrl bindings. * * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved. * * Author: Laxman Dewangan <ldewangan@nvidia.com> */ #ifndef _DT_BINDINGS_PINCTRL_TEGRA_H #define _DT_BINDINGS_PINCTRL_TEGRA_H /* * Enable/disable for diffeent dt properties. This is applicable for * properties nvidia,enable-input, nvidia,tristate, nvidia,open-drain, * nvidia,lock, nvidia,rcv-sel, nvidia,high-speed-mode, nvidia,schmitt. */ #define TEGRA_PIN_DISABLE 0 #define TEGRA_PIN_ENABLE 1 #define TEGRA_PIN_PULL_NONE 0 #define TEGRA_PIN_PULL_DOWN 1 #define TEGRA_PIN_PULL_UP 2 /* Low power mode driver */ #define TEGRA_PIN_LP_DRIVE_DIV_8 0 #define TEGRA_PIN_LP_DRIVE_DIV_4 1 #define TEGRA_PIN_LP_DRIVE_DIV_2 2 #define TEGRA_PIN_LP_DRIVE_DIV_1 3 /* Rising/Falling slew rate */ #define TEGRA_PIN_SLEW_RATE_FASTEST 0 #define TEGRA_PIN_SLEW_RATE_FAST 1 #define TEGRA_PIN_SLEW_RATE_SLOW 2 #define TEGRA_PIN_SLEW_RATE_SLOWEST 3 #endif