| Server IP : 80.87.202.40 / Your IP : 216.73.216.169 Web Server : Apache System : Linux rospirotorg.ru 5.14.0-539.el9.x86_64 #1 SMP PREEMPT_DYNAMIC Thu Dec 5 22:26:13 UTC 2024 x86_64 User : bitrix ( 600) PHP Version : 8.2.27 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/kernels/5.14.0-570.el9.x86_64/include/dt-bindings/clock/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0+ * * Copyright (C) 2015 Renesas Electronics Corp. */ #ifndef __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__ #define __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__ #include <dt-bindings/clock/renesas-cpg-mssr.h> /* r8a7792 CPG Core Clocks */ #define R8A7792_CLK_Z 0 #define R8A7792_CLK_ZG 1 #define R8A7792_CLK_ZTR 2 #define R8A7792_CLK_ZTRD2 3 #define R8A7792_CLK_ZT 4 #define R8A7792_CLK_ZX 5 #define R8A7792_CLK_ZS 6 #define R8A7792_CLK_HP 7 #define R8A7792_CLK_I 8 #define R8A7792_CLK_B 9 #define R8A7792_CLK_LB 10 #define R8A7792_CLK_P 11 #define R8A7792_CLK_CL 12 #define R8A7792_CLK_M2 13 #define R8A7792_CLK_IMP 14 #define R8A7792_CLK_ZB3 15 #define R8A7792_CLK_ZB3D2 16 #define R8A7792_CLK_DDR 17 #define R8A7792_CLK_SD 18 #define R8A7792_CLK_MP 19 #define R8A7792_CLK_QSPI 20 #define R8A7792_CLK_CP 21 #define R8A7792_CLK_CPEX 22 #define R8A7792_CLK_RCAN 23 #define R8A7792_CLK_R 24 #define R8A7792_CLK_OSC 25 #endif /* __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__ */